(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 14 December 2000 (14.12.2000)

PCT

(10) International Publication Number WO 00/76060 A1

(51) International Patent Classification7:

(74) Agents: CONNORS, Matthew, E. et al.; Samuels, Gauthier & Stevens LLP, Suite 3300, 225 Franklin Street,

Boston, MA 02110 (US).

(21) International Application Number:

PCT/US00/15279

H03D 7/16

(22) International Filing Date:

2 June 2000 (02.06.2000)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 09/325,100

3 June 1999 (03.06.1999) US

(71) Applicant: ANALOG DEVICES, INC. [US/US]; One Technology Way, Norwood, MA 02062 (US).

(72) Inventor: BROUGHTON, Robert, J.; 7.5 Olesen Road, Derry, NH 03038 (US).

(81) Designated State (national): JP.


(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published:

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DUAL-BAND IMAGE REJECTION MIXER



(57) Abstract: A rejection converter is disclosed for use in a transmitter for operating in at least either of a first mode for transmitting signals within a first frequency range, and a second mode for transmitting signals within a second frequency range. The rejection converter includes an input unit for receiving an input signal in at least either of the first or second frequency ranges. The rejection converter also includes a rejection unit for rejecting at least one spurious harmonic signal associated with the first frequency range that falls within the second frequency range. The rejection converter permits signals in the second frequency range to be passed when the output signal is within the second frequency range.

776060 A1

5

DUAL-BAND IMAGE REJECTION MIXER

BACKGROUND OF THE INVENTION

The invention relates to the field of transmitters for radio frequency communication systems, and particularly relates to transmitters including constant envelope modulation systems.

As wireless communication systems have become increasingly popular, a demand has developed for less expensive yet spectrally clean radio frequency (RF) transmitters 10 having constant envelope modulation systems. High quality RF transmitters typically include relatively expensive components. For example, certain bandpass filters, such as surface acoustic wave (SAW) filters provide excellent performance yet are relatively expensive. Many applications further require transmitters that exhibit low power consumption. It is also desirable that transmitters be suitable for use with any of a plurality of standards for modulation, e.g., global system for mobile communication (GSM) or digital cellular system (DCS).

Constant envelope modulation systems including translation loop modulators are known to provide circuits having relatively less expensive filtering requirements.

Translation loop modulators generally include a feedback loop in communication with the output oscillator that is coupled to a transmission antenna. The feedback loop permits the circuit itself to provide bandpass filtering since the output signal may be locked to a given center frequency.

A conventional translation loop modulation system is shown in Figure 1. The system 10 includes quadrature modulation circuitry12, phase comparitor circuitry 14, a voltage controlled oscillator (VCO) 16 coupled to an output antenna (not shown) a feedback coupler 17, and a feedback path 18. Input signals representative of the information to be modulated and transmitted may be applied to the I and Q channels of the quadrature modulator. The input signals may be modulated to adjust the phase or angle of a reference signal. This phase information is converted to a voltage signal by the phase comparitor circuitry 14, and the voltage signal is then converted to a frequency signal by the VCO 16. The feedback path 18 provides a phase locked loop to lock the VCO 16 to a given center frequency.

It is conventionally known that transmitter circuits should be designed to reduce

the possibility of spurious signals (e.g., harmonics as well as foreign signals) being introduced into the system. In certain situations, the origin of some spurious signals may be extremely difficult to discern, particularly if they appear only sporatically, and may be nearly impossible to simulate. To address this problem, it is conventionally believed that transmitter circuits of the type shown in Figure 1 should be designed to be flexible so that they may be adjusted to remove any noise.

For example, in certain situations, a circuit may be most easily corrected by adjusting either the voltage controlled oscillator 20 in the phase comparitor circuitry, or the voltage controlled oscillator 22 in the feedback path. Employing two separate oscillators facilitates adjustment for reducing noise since either may be adjusted independent of the other. Moreover, the frequencies may be chosen so as to not be harmonically related, which minimizes the chance of harmonic spurious signals being produced by the oscillators.

Unfortunately, however, some oscillators are rather expensive. For example, certain oscillator circuits that are formed of synthesizers produce very stable output signals, but are relatively expensive. It is also desirable that the use of relatively expensive filters be avoided.

There is a need, therefore, for inexpensive yet efficient constant envelope modulation systems for use with dual mode transmitters. There is further a need for a 20 translation loop modulator that is spectrally efficient yet economical to produce.

SUMMARY OF THE INVENTION

The invention provides a rejection converter for use in a transmitter, such as a translation loop modulator, for operating in at least either of a first mode for transmitting signals within a first frequency range, and a second mode for transmitting signals within a second frequency range. The converter includes an input unit for receiving an input signal in at least either of the first or second frequency ranges. The converter also includes a rejection unit for rejecting at least one spurious harmonic signal associated with the first frequency range that falls within the second frequency range. The converter permits signals in the second frequency range to be passed when the output signal is within the second frequency range.

BRIEF DESCRIPTION OF THE DRAWINGS

PCT/US00/15279

The following detailed description may be further understood with reference to the accompanying drawings in which:

- FIG. 1 shows a functional block diagram of a conventional translation loop modulator;
- FIG. 2 shows a functional block diagram of a translation loop modulator including an image rejection downconverter of an embodiment of the invention; and

FIG 3 shows a functional block diagram of the image rejection downconver shown in FIG 2.

10 DETAILED DESCRIPTION OF THE INVENTION

It has been discovered that a translation loop modulator may include a reference oscillator that provides a local oscillator signal to both the phase comparator circuitry and to the feedback path. As shown in Figure 2, a system 30 of an embodiment of the invention includes quadrature mixer circuitry including two mixers 32 and 34, a phase shift device 36, a summing device 38 and a bandpass filter 40. One input signal to the first mixer 32 is the *I* channel (or In Phase channel) input modulation signal, and the other is a feedback signal 56 without a phase shift. The output of the mixer 32 is coupled to the summing device 38. One input signal to the second mixer 34 is the *Q* channel (or Quadrature channel) input modulation signal, and the other is a phase shifted feedback signal that is produced by the phase shift device 36. In other embodiments, various combinations of phase shifting may be employed to achieve quadrature modulation of the input signals. The output of the mixer 34 is combined with the output of the mixer 32 at the summing device 38 to produce a combined signal. This combined signal is filtered by bandpass filter 40 to produce a quadrature modulation signal.

The phase comparitor circuitry of the embodiment shown in Figure 2 includes an m frequency divider 42, a phase comparitor device 44, an n frequency divider 46, and a loop filter 48. The quadrature modulation signal is input to the m frequency divider 42. The phase comparitor device receives one input from the output of the m frequency divider 42, and the other input from the n frequency divider 46. The output of the phase comparitor device 44 is coupled to a bandpass filter 48, the output of which is coupled to an output VCO 50. The VCO 50 produces the transmitter output signal 52, and is coupled to a power amplifier (not shown) as well as an antenna (not shown).

Downconverter circuitry 54 is provided together with low pass filter 60 and

bandpass filter 62 in the feedback path to translate the frequency of the output signal 52 RF_{OUT} to an intermediate frequency RF_{IF} (the frequency of the feedback signal 56). The downconverter circuitry 54 is provided a reference signal 58 at a local oscillator frequency RF_{LO}, and this reference signal is provided to the *n* frequency divider 46 of the phase comparator circuitry. One VCO only may, therefore, provide an oscillator signal to both the phase comparitor circuitry and to the downconverter mixer in the feedback circuitry. This is achieved through careful selection of components and frequency plan.

Each mixer will produce signals having frequencies at the sum as well as at the difference between the frequencies of the two input signals. In particular, the product of two sine functions $\sin(\alpha) \times \sin(\beta)$ equals $\frac{1}{2}\cos(\alpha-\beta) - \frac{1}{2}\cos(\alpha+\beta)$. The two frequencies produced at the output, therefore, would be F_1+F_2 and F_1-F_2 . One of the two signal frequencies may then be filtered out. The quadrature modulation signal is then coupled to phase comparator circuitry.

The circuit provides that the frequency of the transmitter output signal (RF_{OUT}) may be related to the frequency of the local oscillator signal (RF_{LO}) in either of two ways, either RF_{LO}/ $n = (RF_{LO} - RF_{OUT})/m$, or RF_{LO}/ $n = (RF_{LO} + RF_{OUT})/m$. The first relationship provides that RF_{LO} = RF_{OUT} x n / (n-m) and the second relationship provides that RF_{LO} = RF_{OUT} x n / (n+m). The values of m and n may be chosen such that the transmitter output signal may be at 900 MHz for GSM, and may be at 1800 MHz for DCS. This may be achieved by recognizing that RF_{OUT} = RF_{LO} + RF_{IF} for DCS and RF_{OUT} = RF_{LO} - RF_{IF} for GSM where RF_{IF} is the frequency of the intermediate frequency signal, which is the feedback signal to the quadrature modulator.

During operation, the output of the phase comparitor 44 provides a dc voltage responsive to the phase difference between two input signals of the same frequency. For example, the input signals to the phase comparitor 44 may each be 225 MHz in frequency. If m=2 and n=6, then the signal input to the m frequency divider 42 must be 450 MHz in frequency, and the signal input to the n frequency divider 46 must be 1350 MHz. For GSM, the output signal produced by the transmit oscillator will be 900 MHz in frequency. This signal is output to the transmitter antenna (not shown). For these values of m and m, therefore, m and m and m and m therefore, m and m

By controlling I and Q, the phase (or angle) of the 450 MHz signal that is input to the m divider 42 may be precisely controlled. For example, if zero volts is applied on the Q input and one volt is applied to the I input, then the signal provided to the divider

circuitry would be a 450 MHz signal at zero degrees. If zero volts is applied on the Q input and negative one volt on the I input, then the quadrature output signal would be a 450 MHz signal at 180 degrees. If one volt is applied on the Q input and zero volts on I input, then the output signal would be a 450 MHz signal at 90 degrees. If negative one volt is applied on the Q input and zero volts is applied to the I input, then the output signal would be a 450 MHz signal at -90 degrees. By adjusting the I and Q inputs, the angle of the 450 MHz signal may be fully adjusted.

The quadrature modulator therefore provides the modulation for the RF output signal. The output of the phase comparitor produces a signal at the frequency of the sum of the inputs, as well as a signal at a frequency of the difference between the inputs. The signal at the sum frequency (450 MHz) is filtered out at the filter 48, and the dc signal (zero MHz.) is input to the voltage controlled oscillator, which in turn, produces the output signal for the antenna. The filter 48 also filters any other noise that may develop in the system. The output of divider 46 is not modulated, whereas the output of divider 42 is modulated. The output of device 44 and filter 48 is a DC voltage including modulation information.

With proper selection of the downconverter oscillator, the filters 40 and 48, and the values of the frequency dividers 42 and 46, a translation loop modulator circuit may be provided using one oscillator that is coupled to the phase comparator circuitry and the 20 feedback circuitry. In other embodiments, the values of m and n may be different, e.g, m = 2 and n = 6. In this case as well, however, $RF_{LO} = 3/2$ RF_{OUT} for GSM, and $RF_{LO} = 3/2$ RF_{OUT} for DCS.

Higher order intermodulation products may be low pass filtered, but the image frequency must be filtered or rejected. Since $RF_{IF} = (m/n) RF_{LO}$, the frequency of the output signal RF_{OUT} may be described as $RF_{OUT} = RF_{LO} (1+m/n)$ for DCS and $RF_{OUT} = RF_{LO} (1-m/n)$ for GSM. The translation, therefore, of the frequency of the output signal RF_{OUT} to the intermediate frequency RF_{IF} may be described as $RF_{IF} = |K| \times RF_{OUT} - J \times RF_{LO}|$, where K and J are integers. In a distortion-less system, K=J=1. In a system exhibiting some distortion, J and K represent the harmonic orders of both RF_{LO} and $RF_{OUT} = RF_{LO} = R$

relationship $J = K + (K \pm 1) (m/n)$ for DCS and $J = K - (K \pm 1) (m/n)$ for GSM, again, where J, K, m and n are integers.

For example, in a GSM system where m=2 and n=6, K=2 (the second harmonic of the transmit VCO) and J=1 (the fundamental of the reference oscillator). For a dual mode radio, the second harmonic of the GSM transmit output signal falls into the DCS transmit band, and cannot be simply filtered. For this choice of m and n, $RF_{OUT}=2RF_{IF}$ since $RF_{OUT}=RF_{LO}-RF_{IF}=6/2$ $RF_{IF}-RF_{IF}$. The second harmonic of the GSM frequency is the image frequency of the desired response. An image rejection mixer may be used to accommodate both GSM and DCS modes.

The circuit may include two separate VCOs with transmit filters to provide the necessary filtering, but such a circuit adds costs and complexity to the circuit, and further may add distortion. A switched filter may also provide the required filtering, but such filters also add cost and complexity to the circuit, and also may add distortion.

As shown in FIG. 3, the downconverter circuitry 54 of the embodiment shown in FIG. 2 includes a VCO 64 that is coupled to the *n* frequency divider 46 (shown in FIG. 2) and a quadrature divider 66. The VCO 64 produces the local oscillator signal 58. The quadrature divider 66 is coupled to two mixers 68 and 70, each of which is also coupled to the low pass filter 60 in communication with the output transmit signal. The quadrature divider 66 produces two signals, one having a phase shift of 90 degrees and the other with zero degrees phase shift. The zero degree phase shift signal from the quadrature divider 66 is input to the first mixer 68, and the 90 degree phase shift signal from the quadrature divider 66 is coupled to the second mixer 70 via a selective inverter 69. The output of the low pass filter 60 is also input to each of the mixers 68 and 70. The selective inverter 69 selectively inverts an input signal responsive to a selection signal at 71. In GSM mode the 25 selective inverter is disabled and therefore does not invert the input signal thereof, and in DCS mode the selective inverter is enabled by applying an enable signal at 71.

The output of the first mixer 68 is coupled to a 90 degrees phase shift input of a quadrature combiner 72, and the output of the second mixer 70 is coupled to a zero degrees phase shift input of the quadrature combiner 72. The output of the quadrature combiner 30 is coupled to the bandpass filter 62, which in turn, is coupled to the quadrature modulation circuitry shown in FIG.2.

The operation of the circuit may be further described with reference to FIG.3, as well as a discussion of the relationships between the signals. In short, the described

circuit provides that signals at the GSM frequency are passed, as are signals at the DCS frequency, but signals at twice the GSM frequency are rejected.

For GSM operation, $RF_{OUT} = RF_{LO} - RF_{IF}$, which may be written as $\omega_G = \omega_L - \omega_I$. This represents the difference product. The feedback signal (a_1) from the low pass filter 60 may be represented as $\sin (\omega_L - \omega_I)t = \sin \omega_G t$. The signal (a_2) produced by the VCO 64 and passed through the quadrature divider 66 (at zero phase) to the mixer 68 may be represented as:

 $a_2 = \sin \omega_L t$, and the phase shifted signal that is coupled to the other mixer is:

10

$$a_2' = \sin(\omega_L t + \pi/2) = \cos\omega_L t.$$

The signal (a₃) produced by the mixer 68 is given by

15
$$a_3 = \sin(\omega_L - \omega_I) t x \sin(\omega_L t) = \frac{1}{2} \cos(\omega_L - \omega_I - \omega_L) t - \frac{1}{2} \cos(\omega_L - \omega_I + \omega_L) t$$
; or
$$a_3 = \frac{1}{2} \cos(-\omega_I) t - \frac{1}{2} \cos(2\omega_L - \omega_I) t$$

The second term is ultimately filtered by filter 62, so it can be ignored here. Since $\cos(-\alpha) = \cos \alpha$, a_3 may be expressed as:

20

$$a_3 = \frac{1}{2} \cos \omega_1 t$$

The signal (a_4) that is produced by the mixer 70 is provided by:

$$a_4 = a_1 a_2' = \sin (\omega_L - \omega_I) t x \sin (\omega_L t + \pi/2)$$

$$= \sin (\omega_L - \omega_I) t x \cos \omega_L t$$

$$= \frac{1}{2} \sin (2\omega_L - \omega_I) t + \frac{1}{2} \sin (-\omega_I) t$$

$$= \frac{1}{2} \sin (2\omega_L - \omega_I) t + \frac{1}{2} \sin (-\omega_I) t$$

The first term is rejected by filter 62, so it can be ignored. Since $\sin(-\alpha) = -\sin \alpha$, then a_4 may be expressed as $a_4 = -\frac{1}{2}\sin \omega_1 t$.

The output signal a_0 may be expressed as $a_3' + a_4$, where

$$a_3' = \frac{1}{2} \cos (\omega_1 t + \pi/2) = -\frac{1}{2} \sin \omega_1 t$$
.

20

So,
$$a_0 = -\frac{1}{2} \sin \omega_1 t + (-\frac{1}{2} \sin \omega_1 t) = -\sin \omega_1 t$$
.

The undesired GSM harmonic is filtered as follows. The sum product $\omega_L + \omega_I = 2\omega_G$. In this case,

$$a_{1} = \sin (\omega_{L} + \omega_{1}) t = \sin 2\omega_{G} t$$

$$a_{2} = \sin \omega_{L} t, \text{ and}$$

$$a_{3} = a_{1} a_{2} = \sin (\omega_{L} + \omega_{1}) t \times \sin \omega_{L} t$$

$$= \frac{1}{2} \cos (\omega_{L} - \omega_{1} - \omega_{L}) t - \frac{1}{2} \cos (\omega_{L} + \omega_{1} + \omega_{L}) t$$

$$= \frac{1}{2} \cos \omega_{1} t - \frac{1}{2} \cos (2\omega_{L} + \omega_{1}) t$$

Again, the second term is filtered by the filter 62, so $a_3 = \frac{1}{2} \cos \omega_1 t$. The phase shifted term (a_3') is expressed as,

$$a_3' = \frac{1}{2} \cos (\omega_1 t + \pi/2) = -\frac{1}{2} \sin \omega_1 t$$

Since
$$a_4 = a_1 a_2$$
,
$$a_4 = \sin(\omega_L + \omega_1) t \times \sin(\omega_L t + \pi/2)$$

$$= \sin(\omega_L + \omega_1) t \times \cos(\omega_L t)$$

$$= \frac{1}{2} \sin(\omega_L + \omega_1 + \omega_L) t + \frac{1}{2} \sin(\omega_L + \omega_1 - \omega_L) t$$

$$= \frac{1}{2} \sin(2\omega_L + \omega_1) t + \frac{1}{2} \sin(\omega_1 t)$$

Again, the first term is rejected by filter 62, so it can be ignored. The signal (a_4) may therefore be expressed as $a_4 = \frac{1}{2} \sin \omega_1 t$.

In this case, the output signal a_0 may be expressed as $a_3' + a_4$, where

25
$$a_3' = \frac{1}{2} \cos(\omega_1 t + \pi/2) = -\frac{1}{2} \sin \omega_1 t$$
.

So,
$$a_0 = -\frac{1}{2} \sin \omega_1 t + \frac{1}{2} \sin \omega_1 t = 0$$
.

For DCS, the signal (a₂) must be inverted prior to being input to the mixer 70. The signal a2 is inverted by the selective inverter 69 that inverts an input signal responsive to a selector signal at 71. In GSM mode, the selector signal does not direct the selective inverter 69 to invert the input signal. In DCS mode, the selector signal is enabled causing the selective inverter 69 to invert its input signal (a₂) and produce an inverted signal (-a₂)

which is input to the mixer 70 as shown in Figure 3.

Solving for the signal (a_1) entering mixers 68 and 70 from the filter 60, $a_1 = \sin(\omega_L + \omega_I)$ $t = \sin(\omega_D)$ t. The signal produced by the VCO 64 (a_2) is given by

$$a_2 = \sin \omega_L$$
, and $a_2' = \sin (\omega_L t + \pi/2) = \cos \omega_L t$.

The signal produced by the mixer 68 (a_3) is given by $a_3 = a_1 a_2$, or

$$a_{3} = \sin (\omega_{L} + \omega_{I}) t \times \sin \omega_{L} t$$

$$= \frac{1}{2} \cos (\omega_{L} + \omega_{I} - \omega_{L}) t - \frac{1}{2} \cos (\omega_{L} + \omega_{I} + \omega_{L}) t$$

$$= \frac{1}{2} \cos \omega_{I} t - \frac{1}{2} \cos (2\omega_{I} + \omega_{I}) t$$

Again, the second term is filtered, so $a_3 = \frac{1}{2} \cos \omega_1 t$. The signal a_3 ' produced internally by the quadrature divider 66 responsive to a_3 is provided by:

15
$$a_3' = \frac{1}{2} \cos(\omega_1 t + \pi/2) = -\frac{1}{2} \sin \omega_1 t$$
.

The signal a_4 produced by the mixer 70 is given by $a_4 = a_1 \times (-a_2)$, or

$$a_4 = \sin (\omega_L + \omega_I) t x - \sin (\omega_L t + \pi/2)$$

$$20 = -\sin (\omega_L + \omega_I) t x \cos \omega_L t$$

$$= -\frac{1}{2} \sin (\omega_L + \omega_I + \omega_L) t - \frac{1}{2} \sin (\omega_L + \omega_I - \omega_L) t$$

$$= \frac{1}{2} \sin (2\omega_L + \omega_I) t - \frac{1}{2} \sin \omega_I t.$$

Since the first term is filtered, $a_4 = -\frac{1}{2} \sin \omega_1 t$

Solving, therefore, for the feedback signal (a₀) for DCS provides that:

$$a_0 = a3' + a4$$
, or $a_0 = -\frac{1}{2}\cos \omega_1 t + \frac{1}{2}\cos \omega_1 t$, or $a_0 = -\sin \omega_1 t$.

30

The product, therefore, resulting from twice the signal for GSM is rejected while the fundamental GSM signal (x1) is passed. By inverting the signal a_2 , DCS mode is

accommodated with a minimum amount of additional circuitry.

Those skilled in the art will appreciate that numerous modifications and variations may be made to the above disclosed embodiments without departing from the spirit and scope of the invention.


5 What is claimed is:


CLAIMS

- 1 1. A rejection converter for use in a transmitter for operating in at least either of a
- 2 first mode for transmitting signals within a first frequency range, and a second mode for
- 3 transmitting signals within a second frequency range, said rejection converter comprising:
- 4 input means for receiving an input signal in at least either of said first or second
- 5 frequency ranges; and
- 6 rejection means for rejecting at least one spurious harmonic signal associated with
- 7 said first frequency range that falls within said second frequency range, and for permitting
- 8 signals in said second frequency range to be passed when said output signal is within said
- 9 second frequency range.
- 1 2. A rejection converter as claimed in claim 1, wherein transmitter is a translation
- 2 loop modulator and said rejection converter forms a portion of a feedback path of the
- 3 translation loop modulator.
- 1 3. A rejection converter as claimed in claim 1, wherein said input means for said
- 2 rejection converter is coupled to the output transmission signal of the transmitter.
- 1 4. A rejection converter as claimed in claim 1, wherein said transmitter is a
- 2 translation loop modulator comprising phase comparator circuitry, and said rejection
- 3 converter is coupled to said phase comparator circuitry to provide a reference signal to the
- 4 phase comparator circuitry.
- 1 5. A rejection converter as claimed in claim 1, wherein said transmitter is a
- 2 translation loop modulator comprising a feedback path and a quadrature modulator, and
- 3 said rejection converter is coupled to the quadrature modulator.
- 1 6. A rejection converter as claimed in claim 1, wherein said rejection converter
- 2 further includes oscillator means for generating a reference signal.
- 1 7. A rejection converter as claimed in claim 1, wherein said rejection converter
- 2 further includes quadrature components for quadrature dividing a reference signal.


- 1 8. A rejection converter as claimed in claim 1, wherein said rejection converter
- 2 further includes quadrature components for quadrature combining at least two component
- 3 signals.
- 1 9. A mixer unit as claimed in claim 1, wherein said mixer unit further includes a pair
- 2 of mixers, each of said pair of mixers for combining the input signal with a quadrature
- 3 phase shifted reference signal.
- 1 10. A downconverter for use in a translation loop modulator for outputing transmission
- 2 signals in at least either of a first or second frequency range, said downconverter
- 3 comprising:
- 4 input means for receiving output transmission signals in at least either of said first
- 5 or second frequency range;
- 6 oscillator means for generating a reference signal; and
- quadrature rejection means for rejecting a spurious harmonic signal having a
- 8 frequency that is an integer multiple of an input signal that is within said first frequency
- 9 range, wherein said spurious harmonic signal is within said second frequency range, and
- 10 wherein said quadrature rejection means permits output transmission signals within said
- 11 second frequency range to be passed through said downconverter.
 - 1 11. A downconverter as claimed in claim 10, wherein said downconverter further
 - 2 includes quadrature components for quadrature dividing the reference signal.
 - 1 12. A downconverter as claimed in claim 10, wherein said downconverter further
- 2 includes quadrature components for quadrature combining at least two component signals.
- 1 13. A downconverter as claimed in claim 10, wherein said downconverter further
- 2 includes a pair of mixers, each of said pair of mixers for combining the input signal with
- 3 a quadrature phase shifted reference signal.
- 1 14. A translation loop modulator for outputing transmission signals in either of a first
- 2 or second frequency range, said translation loop modulator comprising:
- input modulation means for receiving at least one input signal that is representative

- 4 of information to be modulated, for receiving a feedback signal, and for producing an
- 5 intermediate modulated signal responsive to said input signal and said feedback signal;
- 6 comparator means for receiving said intermediate modulated signal and a reference
- 7 signal, and for producing an output transmission signal responsive to said intermediate
- 8 modulated signal and said reference signal;
- 9 image rejection feedback circuitry coupled to said output transmission signal, and
- 10 to said input modulation means, said feedback circuitry including rejection means for
- 11 rejecting a spurious harmonic signal having a frequency that is an integer multiple of an
- 12 output transmission signal that is within said first frequency range, wherein said spurious
- 13 harmonic signal is within said second frequency range, and wherein said image rejection
- 14 feedback circuitry permits output transmission signals within said second frequency range
- 15 to be passed through said image rejection feedback circuitry.
- 1 15. A translation loop modulator as claimed in claim 14, wherein said image rejection
- 2 feedback circuitry includes oscillator means for generating a reference signal.
- 1 16. A translation loop modulator as claimed in claim 14, wherein said image rejection
- 2 feedback circuitry includes quadrature divider means for quadrature dividing a reference
- 3 signal.
- 1 17. A translation loop modulator as claimed in claim 14, wherein said image rejection
- 2 feedback circuitry includes quadrature combiner means for combining at least two
- 3 quadrature related signals that have been mixed with the output transmission signal.





F16.2



F16. 3

INTERNATIONAL SEARCH REPORT

rtional Application No PCT/US 00/15279

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H03D7/16

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 H03C H04L H04B H03D

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

WPI Data, EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT				
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X	GB 2 296 613 A (UNIVERSITY OF BRISTOL) 3 July 1996 (1996-07-03) page 3, line 2 - line 17 column 1, line 20 - line 29; figure 1 page 6, line 13 -page 8, line 35; figure 2	1,3,6-13		
X	EP 0 739 090 A (NOKIA MOBILE PHONES LTD) 23 October 1996 (1996-10-23) column 5, line 34 -column 11, line 2; figures 4-7 column 3, line 11 - line 27 page 1, line 23 -page 2, line 2; figure 4 page 3, line 11 -page 4, line 15; figure 6	1,3,6-13		
X	US 5 410 743 A (W. SEELY) 25 April 1995 (1995-04-25) column 5, line 24 -column 6, line 54; figures 1-4	1,3,6-13		

Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
*Special categories of cited documents: *A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed	 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search 9 October 2000	Date of mailing of the international search report $16/10/2000$
Name and mailing address of the ISA European Patent Office, P.B. 5816 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Butler, N

INTERNATIONAL SEARCH REPORT

Ir stional Application No PCT/US 00/15279

		PCT/US 00/15279		
Category *	cition) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.	
A	EP 0 917 297 A (NOKIA MOBILE PHONES LTD.) 19 May 1999 (1999-05-19) page 5, line 28 -page 6, line 35 page 3, line 47 -page 5, line 39; figure 3	`	1,10,14	
A	DE 197 43 207 C (SIEMENS AG.) 25 March 1999 (1999-03-25) column 3, line 39 -column 5, line 60; figures 1,2		2,10,14	

INTERNATIONAL SEARCH REPORT

information on patent family members

Int stonal Application No PCT/US 00/15279

Patent document cited in search repor	t	Publication date	Patent family member(s)	Publication date
GB 2296613	A	03-07-1996	AU 4309096 A DE 69515336 E DE 69515336 T EP 0799522 A ES 2143087 T WO 9619863 A US 5950119 A	06-04-2000 10-08-2000 08-10-1997 01-05-2000 27-06-1996
EP 739090	Α	23-10-1996	FI 951918 A US 5822366 A	IU 133U
US 5410743	Α	25-04-1995	NONE	
EP 917297	A	19-05-1999	FI 974269 A	19-05-1999
DE 19743207	С	25-03-1999	EP 0905879 A	31-03-1999